Abstract -In this paper, an analysis of power losses for the three-level T-type and neutral-point clamped (NPC) PWM inverters is presented, in which the conduction and switching losses of semiconductor devices of the inverters are taken into account. In the inverter operation, the conduction loss depends on the modulation index (MI) and power factor (PF), whereas the switching loss depends on the switching frequency. Power losses for the T-type and NPC inverters are analyzed and calculated at the different operating points of MI, PF and the switching frequency, in which the four different models of semiconductor devices are adopted. In the case of lower MI, the NPC-type is more efficient than the T-type, and vice versa. The validity of the power loss analysis has been verified by the simulation results.
Introduction
Multilevel inverters have been widely used for the industrial applications, which is an essential and effective solution for medium voltage and high power applications such as AC electric drives, pumps, fans and tractions [1] - [2] . With the multilevel inverters, a lot of advantages of a reduced voltage deviation, less switching stress on each device of inverter system, reductions in the total harmonic distortion (THD), improved efficiency and in some cases possible fault-tolerant operation can be obtained [2] - [4] .
Over the years, several topologies of multilevel inverters have been introduced. The well-known typical topologies are the neutral-point clamped (NPC) (shown in Fig. 1 ), the flying capacitor (FC) and the cascaded H-bridge (CHB) types [3] .
Numerous modification and combinations of these topologies have been presented to satisfy specific application requirements or to improve the operating performance. One modified form is the T-type inverter, which is shown in Fig. 2 [5] . Compared with the three-level NPC topology, the count of the switch in the leg is reduced by a half. Instead, an active bidirectional switch is added to the crossbar.
Recently, the efficiency of the power converter has gained an increasing attention in the low voltage applications such as PV (photovoltaic), PFC (power factor correction) and automotive inverters [5] . The power loss analysis for the T-type and NPC three-level inverters has been presented [6] - [10] . Also, the conduction loss of inverters can be found in [11] - [14] . The switching losses can be calculated using the approximations of I-V switching characteristics of IGBT and diode [12] , [15] - [16] .
However, a more convenient approach of calculating the switching losses using the switching energy has been presented in [15] . Even though a number of estimation methods for the semiconductor losses have been presented [7] - [16] , the evaluation of power losses for the different models of commercial products has This paper presents an evaluation of power losses for the three-level T-type and NPC inverters, in which the four different models of semiconductor devices are adopted. The conduction and switching losses for the two types of inverters are analyzed and compared, which shows that in the case of unity modulation index, up to the medium range of switching frequency (8kHz <  < 20kHz), the power losses of the T-type inverter is lower than that of the NPC one. On the other hand, with a low MI operation, the power losses of the NPC inverter are lower than those of the T-type even at the low switching frequency. The PF also has an effect on the conduction losses of inverters. In the case of the unity MI and lower PF, the NPC-type is more efficient than the T-type in the medium frequency range.
The analysis results of the power loss are verified by the simulation. In the simulation, the on-resistance and the on/off-switching times are needed to model the conduction and switching loss of IGBTs. The power loss is calculated by the difference of the measured input and output power of inverter.
The results are almost the same with slight errors, which is likely caused by some errors in the simulation conditions and device parameters. The three-level NPC inverter is the most widely used topology for medium-voltage industrial applications, which consists of twelve IGBTs and anti-parallel diodes with six clamping diodes. The clamping diodes connected to the neutral point enable to produce a zero voltage level, with which the three different voltage levels are obtained. The NPC three-level inverter has the possibility to use IGBTs and diodes with low breakdown voltages. The lower blocking voltage of devices produces lower losses, from which the efficiency can be increased.
Three-level T-type inverters
The three-level T-type inverter is a simple extension of the two-level VSC topology with an active bidirectional switch at the DC-link midpoint. The T-type inverter utilizes the advantages of low power losses and simple operation for the two-level inverter and of low THD for the three-level inverter. The main advantage of the T-type topology is the reduced switching losses since the commutation voltage of devices in the leg is only a half compared with that of the two-level inverter [5] . The circuit consists of twelve IGBTs (six 1200-V IGBTs in the leg and six 600-V IGBTs in the crossbar) and twelve anti-parallel diodes. In the T-type inverter, the number of conducted switches in the active current pass is similar to the two-level inverter, which is doubled in the NPC three-level inverter.
Calculation of Semiconductor Power Losses
The total power losses of semiconductor devices in the inverters mainly comprise two parts: conduction loss and switching loss. The device leakage loss is not considered since the leakage current during the off-state of the device is negligible.
Conduction losses
The conduction losses are produced while the power device is conducting the current in the on-state. Therefore, the power loss during conduction is computed by multiplying the saturation voltage and the current. The saturation voltage is a function of the current, threshold voltage and equivalent resistance of the power devices. The formulas for the conduction losses of the IGBTs in the leg, the bidirectional switches in the crossbar and the anti-paralleled and clamping diodes have been presented in [7] , [8] . The conduction losses depend on the MI and PF. The total conduction losses can be calculated by the sum of all IGBTs and diodes conduction losses in the inverter. The conduction power loss of the devices, on p , is computed by multiplying the saturation voltage by the conducting current during the on-time duration, which is expressed as [7] 
where,   : saturation voltage,   : threshold voltage,   : on resistance of device,  : PF angle,   : peak value of conducting current. The equations for the IGBT and diode conduction losses in three-level NPC and T-type converters are described in Appendix.
Switching losses
The switching losses are calculated as a function of the switching frequency, where the turn-on and -off times of IGBTs and diodes are involved. In the fast recovery diodes which are anti-paralleled with the IGBTs, the turn-on losses of diodes are less than 1% compared with the turn-off losses, which is neglected [8] - [12] .
IGBT turn-on loss
The turn-on switching behavior of the IGBT is characterized by the turn-on delay time,   , the rise time,   , and the turn-on energy   . The turn-on gate pulse is applied at   . Due to the input capacitance of the IGBT, the gate voltage,   , rises gradually, which is shown in Fig. 3 time of   , the collector-emitter voltage of the IGBT has a falling part due to the parasitic inductance, which is denoted as   . The overshoot of   occurs during the time   -  due to the reverse recovery current in the free wheeling diodes [5] . The diode reverse recovery current reaches its peak value at   , and the collector-emitter voltage,   , begins to fall at the same time [9] , [12] .
IGBT turn-off loss
The IGBT turn-off switching behavior is illustrated in Fig. 4 , which is characterized by the turn-off delay time   , falling time   , and turn-off energy   . The turn-off process begins by applying the negative gate voltage at time   . By discharging the input capacitance of the IGBT, the gate-emitter voltage,   , is decreased, but   remains unchanged until   falls completely where the IGBT condition is out of saturation. This period is denoted by   in Fig. 4 . After this time, the collector-emitter voltage increases. When   reaches the forward blocking voltage,   , the free wheeling diode becomes forward-biased and begins to take over the load current. The collector current   drops rapidly. The fast decrease in the current through the parasitic inductance produces an overshoot in the voltage   [9] - [10] .
Diode turn-off loss
The turn-off switching behavior of the diode is shown in Fig. 5 . The diode current,   , is assumed to be linearly declined in the time interval of   and   . After   , the forward voltage drop begins to fall to    . In the time duration between   and   , the   is expressed as [9] :
where where   is a constant which determines the rate at which the reverse recovery current decays less than 10% of    at   in Fig. 5 [10]- [12] .
Calculation of switching losses
The switching losses can be estimated from the approximation of the switching characteristics of the IGBT and diode [7] - [9] . However, the more convenient way for calculating the switching losses is to utilize the switching energy-current (E-I) characteristic for on and off times. The IGBT switching losses can be calculated in (4) for the turn-on and turn-off energy in IGBTs and diodes [5] - [7] .
where   is the on energy and   is the off energy, which are a function of the current. Also, these parameters vary according to the junction temperature [17] - [20] .
Comparison of Power Losses
It is known that the topology, components, and operating parameters (voltage, current and switching frequency) of the inverters affect the power loss.
A 33-kW system for the three-phase three-level T-type and NPC inverters is designed for a loss evaluation, where the output voltage and frequency are 380 V and 60 Hz, respectively. The DC-link voltage is 600 V, in which each capacitance of the two DC-link capacitors is chosen as 2500 µF. An RL load is applied to the inverter and the load current is about 50 A. In the T-type inverter, 1,200-V rating of IGBTs is used in the leg and 600-V rating of IGBTs is adopted in the crossbar.
Also, the four device models are selected for the power loss comparison. The selected modules are listed as Semikron (Type-A), Infineon (Type-B), Fuji Electronic (Type-C) and Microsemi (Type-D) Co. The rated current of each module is 100 A. The conduction and switching losses are calculated from the parameters listed in Table 1 and 2 [17] - [20] . Fig. 6 shows the conduction loss comparisons of T-type and NPC three-level inverters in the case of different PF and MI. Here, the T-type inverter has the lower conduction loss than NPC inverter in the different MI and PF. The switching loss results at the different switching frequencies are shown in Fig  7. It is obvious that by increasing the switching frequency, the switching loss is increased. The T-type inverter has slightly higher switching loss than the NPC inverter. Fig. 8 shows the total power losses with regard to the switching frequency for the T-type and NPC inverters in the case of MI=1 and PF=1. It is shown that the power loss of the T-type inverter is lower than that of the NPC inverter in low and medium switching frequency ranges. The crossing point (CP) in Fig. 8 depends on the device model. Fig. 9 Total power losses in type-C in different conditions 
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Type-A Table 3 Analysis and simulation results of total power loss in T-type and NPC-type for different devices For instance, in the case of type-A, the CP is about 10 kHz. For the type-B and C, it is about 15 kHz. In the case of the type-D, the CP is slightly lower than 15 kHz. The NPC topology produces lower power loss in the switching frequency higher than the CP. To investigate the effect of the MI and PF on the total power losses, the type-C, for example, is selected. Fig. 9(a1) shows the total power losses of type-C devices for the two inverters at MI=1 and PF=1. By changing the PF with the MI=1 kept, Fig. 9(a2) shows the crossing point moves to the lower switching frequency range which makes the NPC-type more efficient than the T-type in the medium switching frequency range. To show the effect of PF on total power loss, the analysis is done in the two PF cases of 0 and 0.5. For instance, in the case of MI=0.4 the power loss of the NPC inverter is lower than that of the T-type in the medium switching frequency range, which is shown in Fig.  9(c1) . By changing the PF in Fig. 9(c2) , the power losses of the NPC inverter is lower even in the low switching frequency range. Fig. 9(d1) and Fig.9(d2) show the power loss comparison in MI=0.1. It is obvious that the NPC inverter has the lower power losses compared with the T-type inverter in the whole range of switching frequency.
In Fig. 10 , the 3-D plot of the total power losses versus MI and PF for the four devices is plotted. The switching frequency is selected as 5 kHz. To make the comparison clear, the two points are selected in the graphs to verify with the simulation results and Table 3 presents the selected point values in 3-D plot. It is evident that the T-type inverter mostly has lower power loss than the NPC type, which is reverse in the case of low MI.
Power Loss Evaluation by Simulation
The power loss analysis is verified by simulation. The inverter operates at the same conditions as analysis aforementioned. The DC-link voltage is 600 V and the load current is about 50 A. The forward voltage is added by data sheet parameters. The on-resistances of IGBTs and diodes are calculated by the parameters in data sheet and inserted in the simulation package of devices to model the conduction losses. 
The switching loss is found by using the turn-on and off times of IGBTs and diodes from the parameters in Table 1 and 2.
The total power loss of the inverter is obtained from the difference between the measured input and output power. The simulation is carried out in the two conditions. In the first case, the MI is 1 and in the second case, the MI is 0.2 which is done in the two different power factors. Fig. 11 shows the measured power loss in the T-type and NPC inverters in the case of MI=1 and PF=1. The total power losses for each type are illustrated, which are compared with analysis results. It is shown in the first and second columns of Table  3 . Fig. 12 illustrates the simulation results in the condition of MI=0.2 and PF=0.5. The data in the third and fourth columns of Table 3 show the results for analysis and simulation, respectively. A difference between the simulation results and the calculated values is insignificant, which is accepted. 6. Conclusions In this paper, the evaluation of power loss for the three-level NPC and T-type inverters using the four different models of devices has been investigated. A loss analysis shows that in the case of maximum MI and unity PF, the T-type inverter is more efficient than the NPC type up to 10 kHz in type-A. The 'CP' is 15 kHz in type-B and -C and slightly lower than 15 kHz in type-D. However due to the effect of MI and PF on power losses, in the case of lower MI, the NPC inverter losses become lower than that of T-type in the medium frequency range. For instance in the case of MI equal 0.1, the 'CP' moves to the low switching frequency. Then, the power loss of the NPC-type becomes lower even in the low switching frequency range. Not only MI but also lower PF (0.5) affect the power loss. It is shown from analysis that the effect of MI is much higher than that of PF. The validity of the power loss analysis has been verified by simulation results. The results of device power loss calculated by the two methods coincide well with each other. 
